DESIGN OF ROBUST LATCH FOR MULTIPLE-NODE UPSET (MNU) MITIGATION IN NANOSCALE CMOS TECHNOLOGY